View MC14514B_6250819.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

? semiconductor components industries, llc, 2000 august, 2000 rev. 4 1 publication order number: MC14514B/d MC14514B, mc14515b 4-bit transparent latch/4-to-16 line decoder the MC14514B and mc14515b are two output options of a 4 to 16 line decoder with latched inputs. the MC14514B (output active high option) presents a logical a1o at the selected output, whereas the mc14515b (output active low option) presents a logical a0o at the selected output. the latches are rs type flipflops which hold the last input data presented prior to the strobe transition from a1o to a0o. these high and low options of a 4bit latch/4 to 16 line decoder are constructed with nchannel and pchannel enhancement mode devices in a single monolithic structure. the latches are rs type flipflops and data is admitted upon a signal incident at the strobe input, decoded, and presented at the output. these complementary circuits find primary use in decoding applications where low power dissipation and/or high noise immunity is desired. ? supply voltage range = 3.0 vdc to 18 vdc ? capable of driving two lowpower ttl loads or one lowpower schottky ttl load over the rated temperature range maximum ratings (voltages referenced to v ss ) (note 1.) symbol parameter value unit v dd dc supply voltage range 0.5 to +18.0 v v in , v out input or output voltage range (dc or transient) 0.5 to v dd + 0.5 v i in , i out input or output current (dc or transient) per pin 10 ma p d power dissipation, per package (note 2.) 500 mw t a ambient temperature range 55 to +125 c t stg storage temperature range 65 to +150 c t l lead temperature (8second soldering) 260 c 1. maximum ratings are those values beyond which damage to the device may occur. 2. temperature derating: plastic ap and d/dwo packages: 7.0 mw/ c from 65 c to 125 c this device contains protection circuitry to guard against damage due to high static voltages or electric fields. however, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this highimpedance circuit. for proper operation, v in and v out should be constrained to the range v ss (v in or v out ) v dd . unused inputs must always be tied to an appropriate logic voltage level (e.g., either v ss or v dd ). unused outputs must be left open. http://onsemi.com xx = specific device code a = assembly location wl, l = wafer lot yy, y = year ww, w = work week device package shipping ordering information MC14514Bcp pdip24 15/rail MC14514Bdw soic24 30/rail MC14514Bdwr2 soic24 1000/tape & reel marking diagrams 1 24 pdip24 p suffix case 709 mc145xxbcp awlyyww 1 24 soic24 dw suffix case 751e 145xxb awlyyww mc14515bcp pdip24 15/rail mc14515bdw soic24 30/rail mc14515bdwr2 soic24 1000/tape & reel
MC14514B, mc14515b http://onsemi.com 2 s5 s7 d2 d1 st s3 s4 s6 s10 d3 d4 inh v dd s15 s14 s9 5 4 3 2 1 10 9 8 7 6 14 15 16 17 18 19 20 13 11 12 21 22 23 24 s13 s12 s8 s11 s0 v ss s2 s1 pin assignment data inputs selected output mc14514 = logic a1o inhibit d c b a mc14515 = logic a0o 00000 s0 00001 s1 00010 s2 00011 s3 00100 s4 00101 s5 00110 s6 00111 s7 01000 s8 01001 s9 0 1 0 1 0 s10 01011 s11 0 1 1 0 0 s12 0 1 1 0 1 s13 0 1 1 1 0 s14 0 1 1 1 1 s15 1 x x x x all outputs = 0, mc14514 all outputs = 1, mc14515 decode truth table (strobe = 1)* x = don't care *strobe = 0, data is latched block diagram v dd = pin 24 v ss = pin 12 4 to 16 decoder transparent latch strobe inhibit 2 3 1 21 22 23 data 1 data 2 data 3 data 4 a b c d20 17 18 4 5 6 7 8 10 9 11 19 16 13 14 15 a b c d a b c d a b c d a b c d a b c d a b c d a b c d a b c d a b c d a b c d a b c d a b c d a b c d a b c d a b c d a b c d s15 s14 s13 s12 s11 s10 s9 s8 s7 s6 s5 s4 s3 s2 s1 s0
MC14514B, mc14515b http://onsemi.com 3 ????????????????????????????????? ????????????????????????????????? electrical characteristics (voltages referenced to v ss ) v dd 55 c 25 c 125 c characteristic symbol v dd vdc min max min typ (3.) max min max unit output voltage a0o level v in = v dd or 0 v ol 5.0 10 15 e e e 0.05 0.05 0.05 e e e 0 0 0 0.05 0.05 0.05 e e e 0.05 0.05 0.05 vdc a1o level v in = 0 or v dd v oh 5.0 10 15 4.95 9.95 14.95 e e e 4.95 9.95 14.95 5.0 10 15 e e e 4.95 9.95 14.95 e e e vdc input voltage a0o level (v o = 4.5 or 0.5 vdc) (v o = 9.0 or 1.0 vdc) (v o = 13.5 or 1.5 vdc) v il 5.0 10 15 e e e 1.5 3.0 4.0 e e e 2.25 4.50 6.75 1.5 3.0 4.0 e e e 1.5 3.0 4.0 vdc a1o level (v o = 0.5 or 4.5 vdc) (v o = 1.0 or 9.0 vdc) (v o = 1.5 or 13.5 vdc) v ih 5.0 10 15 3.5 7.0 11 e e e 3.5 7.0 11 2.75 5.50 8.25 e e e 3.5 7.0 11 e e e vdc output drive current (v oh = 2.5 vdc) source (v oh = 4.6 vdc) (v oh = 9.5 vdc) (v oh = 13.5 vdc) i oh 5.0 5.0 10 15 1.2 0.25 0.62 1.8 e e e e 1.0 0.2 0.5 1.5 1.7 0.36 0.9 3.5 e e e e 0.7 0.14 0.35 1.1 e e e e madc (v ol = 0.4 vdc) sink (v ol = 0.5 vdc) (v ol = 1.5 vdc) i ol 5.0 10 15 0.64 1.6 4.2 e e e 0.51 1.3 3.4 0.88 2.25 8.8 e e e 0.36 0.9 2.4 e e e madc input current i in 15 e 0.1 e 0.00001 0.1 e 1.0 m adc input capacitance (v in = 0) c in e e e e 5.0 7.5 e e pf quiescent current (per package) i dd 5.0 10 15 e e e 5.0 10 20 e e e 0.005 0.010 0.015 5.0 10 20 e e e 150 300 600 m adc total supply current (4.) (5.) (dynamic plus quiescent, per package) (c l = 50 pf on all outputs, all buffers switching) i tl 5.0 10 15 i t = (1.35 m a/khz) f + i dd i t = (2.70 m a/khz) f + i dd i t = (4.05 m a/khz) f + i dd m adc 3. data labelled atypo is not to be used for design purposes but is intended as an indication of the ic's potential performance. 4. the formulas given are for the typical characteristics only at 25 c. 5. to calculate total supply current at loads other than 50 pf: i t (c l ) = i t (50 pf) + (c l 50) vfk where: i t is in m a (per package), c l in pf, v = (v dd v ss ) in volts, f in khz is input frequency, and k = 0.002.
MC14514B, mc14515b http://onsemi.com 4 ?????????????????????????????????? ?????????????????????????????????? switching characteristics (6.) (c l = 50 pf, t a = 25 c) all types characteristic symbol v dd min typ (7.) max unit output rise time t tlh = (3.0 ns/pf) c l + 30 ns t tlh = (1.5 ns/pf) c l + 15 ns t tlh = (1.1 ns/pf) c l + 10 ns t tlh 5.0 10 15 e e e 180 90 65 360 180 130 ns output fall time t thl = (1.5 ns/pf) c l + 25 ns t thl = (0.75 ns/pf) c l + 12.5 ns t thl = (0.55 ns/pf) c l + 9.5 ns t thl 5.0 10 15 e e e 100 50 40 200 100 80 ns propagation delay time; data, strobe to s t plh , t phl = (1.7 ns/pf) c l + 465 ns t plh , t phl = (0.86 ns/pf) c l + 192 ns t plh , t phl = (0.5 ns/pf) c l + 125 ns t plh , t phl 5.0 10 15 e e e 550 225 150 1100 450 300 ns inhibit propagation delay times t plh , t phl = (1.7 ns/pf) c l + 315 ns t plh , t phl = (0.66 ns/pf) c l + 117 ns t plh , t phl = (0.5 ns/pf) c l + 75 ns t plh , t phl 5.0 10 15 e e e 400 150 100 800 300 200 ns setup time data to strobe t su 5.0 10 15 250 100 75 125 50 38 e e e ns hold time strobe to data t h 5.0 10 15 20 0 10 100 40 30 e e e ns strobe pulse width t wh 5.0 10 15 350 100 75 175 50 38 e e e ns 6. the formulas given are for the typical characteristics only at 25 c. 7. data labelled atypo is not to be used for design purposes but is intended as an indication of the ic's potential performance. figure 1. drain characteristics test circuit external power supply v ss strobe inhibit d1 d2 d3 d4 v dd v ds i d for mc14515b 1. for pchannel: inhibit = v dd 2. for nchannel: inhibit = v ss 2. and d1d4 constitute binary 2. code for aoutput under test.o for MC14514B 1. for pchannel: inhibit = v ss 1. and d1d4 constitute 1. binary code for aoutput 1. under test.o 2. for nchannel: inhibit = v dd s15 s14 s13 s12 s11 s10 s9 s8 s7 s6 s5 s4 s3 s2 s1 s0
MC14514B, mc14515b http://onsemi.com 5 figure 2. dynamic power dissipation test circuit and waveform pulse generator c l c l v dd v dd v ss s0 s15 12 24 i d 0.01 m f ceramic 500 m f v dd v ss v in 20 ns 20 ns 90% 10% strobe d1 d2 d3 d4 inhibit figure 3. switching time test circuit and waveforms programmable pulse generator v dd strobe inhibit d1 d2 d3 d4 c l v dd v ss v dd v ss s0 s1 s15 v ss c l c l input output t tlh t tlh t thl t thl t phl t plh 20 ns output s0 output s1 output s15 90% 50% 10% 90% 50% 10%
MC14514B, mc14515b http://onsemi.com 6 logic diagram data 1 2 data 2 3 data 3 21 data 4 22 strobe 1 inhibit 23 q q r s q q r s q q r s q q r s a b c d in mc14515b only a b c d 11 s0 9s1 10 s2 8s3 7s4 6s5 5s6 4s7 18 s8 17 s9 20 s10 19 s11 14 s12 13 s13 16 s14 15 s15 ab c d a bc d ab c d a b cd ab cd a bcd ab cd a b c d ab c d a bc d ab c d a b cd ab cd a bcd ab cd
MC14514B, mc14515b http://onsemi.com 7 complex data routing two mc14512 eightchannel data selectors are used here with the MC14514B fourbit latch/decoder to effect a complex data routing system. a total of 16 inputs from data registers are selected and transferred via a 3state data bus to a data distributor for rearrangement and entry into 16 output registers. in this way sequential data can be rerouted or intermixed according to patterns determined by data select and distribution inputs. data is placed into the routing scheme via the eight inputs on both mc14512 data selectors. one register is assigned to each input. the signals on a0, a1, and a2 choose one of eight inputs for transfer out to the 3state data bus. a fourth signal, labelled dis, disables one of the mc14512 selectors, assuring transfer of data from only one register. in addition to a choice of input registers, 1 thru 16, the rate of transfer of the sequential information can also be varied. that is, if the mc14512 were addressed at a rate that is eight times faster then the shift frequency of the input registers, the most significant bit (msb) from each register could be selected for transfer to the data bus. therefore, all of the most significant bits from all of the registers can be transferred to the data bus before the next most significant bit is presented for transfer by the input registers. information from the 3state bus is redistributed by the MC14514B fourbit latch/decoder. using the fourbit address, d1 thru d4, the information on the inhibit line can be transferred to the addressed output line to the desired output registe rs, a thru p. this distribution of data bits to the output registers can be made in many complex patterns. for example, all of the most significant bits from the input registers can be routed into output register a, all of the next most significant bits into register b, etc. in this way horizontal, vertical, or other methods of data slicing can be implemented. data routing system input registers data transfer data distribution output registers 3-state data bus register a register p register 1 register 8 register 9 register 16 data select strobe inhibit dis dis q q d1 d2 d3 d4 a0 a1 a2 a0 a1 a2 MC14514B mc14512 mc14512 d0 d1 d2 d3 d4 d5 d6 d7 d0 d1 d2 d3 d4 d5 d6 d7 s15 s14 s13 s12 s11 s10 s9 s8 s7 s6 s5 s4 s3 s2 s1 s0
MC14514B, mc14515b http://onsemi.com 8 package dimensions pdip24 p suffix plastic dip package case 70902 issue c notes: 1. positional tolerance of leads (d), shall be within 0.25 (0.010) at maximum material condition, in relation to seating plane and each other. 2. dimension l to center of leads when formed parallel. 3. dimension b does not include mold flash. 4. controlling dimension: inch. dim min max min max millimeters inches a 31.37 32.13 1.235 1.265 b 13.72 14.22 0.540 0.560 c 3.94 5.08 0.155 0.200 d 0.36 0.56 0.014 0.022 f 1.02 1.52 0.040 0.060 g 2.54 bsc 0.100 bsc h 1.65 2.03 0.065 0.080 j 0.20 0.38 0.008 0.015 k 2.92 3.43 0.115 0.135 l 15.24 bsc 0.600 bsc m 0 15 0 15 n 0.51 1.02 0.020 0.040 112 13 24 b h a f d g k seating plane n c m j l
MC14514B, mc14515b http://onsemi.com 9 package dimensions soic24 dw suffix plastic soic package case 751e04 issue e notes: 1. dimensioning and tolerancing per ansi y14.5m, 1982. 2. controlling dimension: millimeter. 3. dimensions a and b do not include mold protrusion. 4. maximum mold protrusion 0.15 (0.006) per side. 5. dimension d does not include dambar protrusion. allowable dambar protrusion shall be 0.13 (0.005) total in excess of d dimension at maximum material condition. a b p 12x d 24x 12 13 24 1 m 0.010 (0.25) b m s a m 0.010 (0.25) b s t t g 22x seating plane k c r x 45 m f j dim min max min max inches millimeters a 15.25 15.54 0.601 0.612 b 7.40 7.60 0.292 0.299 c 2.35 2.65 0.093 0.104 d 0.35 0.49 0.014 0.019 f 0.41 0.90 0.016 0.035 g 1.27 bsc 0.050 bsc j 0.23 0.32 0.009 0.013 k 0.13 0.29 0.005 0.011 m 0 8 0 8 p 10.05 10.55 0.395 0.415 r 0.25 0.75 0.010 0.029
MC14514B, mc14515b http://onsemi.com 10 notes
MC14514B, mc14515b http://onsemi.com 11 notes
MC14514B, mc14515b http://onsemi.com 12 on semiconductor and are trademarks of semiconductor components industries, llc (scillc). scillc reserves the right to make changes without further notice to any products herein. scillc makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does scillc assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. atypicalo parameters which may be provided in scill c data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. all operating parameters, including atypicalso must be validated for each customer application by customer's technical experts. scillc does not convey any license under its patent rights nor the rights of others. scillc products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body , or other applications intended to support or sustain life, or for any other application in which the failure of the scillc product could create a sit uation where personal injury or death may occur. should buyer purchase or use scillc products for any such unintended or unauthorized application, buyer shall indemnify and hold scillc and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthori zed use, even if such claim alleges that scillc was negligent regarding the design or manufacture of the part. scillc is an equal opportunity/affirmative action employer. publication ordering information central/south america: spanish phone : 3033087143 (monfri 8:00am to 5:00pm mst) email : onlitspanish@hibbertco.com asia/pacific : ldc for on semiconductor asia support phone : 3036752121 (tuefri 9:00am to 1:00pm, hong kong time) toll free from hong kong & singapore: 00180044223781 email : onlitasia@hibbertco.com japan : on semiconductor, japan customer focus center 4321 nishigotanda, shinagawaku, tokyo, japan 1410031 phone : 81357402745 email : r14525@onsemi.com on semiconductor website : http://onsemi.com for additional information, please contact your local sales representative. MC14514B/d north america literature fulfillment : literature distribution center for on semiconductor p.o. box 5163, denver, colorado 80217 usa phone : 3036752175 or 8003443860 toll free usa/canada fax : 3036752176 or 8003443867 toll free usa/canada email : onlit@hibbertco.com fax response line: 3036752167 or 8003443810 toll free usa/canada n. american technical support : 8002829855 toll free usa/canada europe: ldc for on semiconductor european support german phone : (+1) 3033087140 (monfri 2:30pm to 7:00pm cet) email : onlitgerman@hibbertco.com french phone : (+1) 3033087141 (monfri 2:00pm to 7:00pm cet) email : onlitfrench@hibbertco.com english phone : (+1) 3033087142 (monfri 12:00pm to 5:00pm gmt) email : onlit@hibbertco.com european tollfree access*: 0080044223781 *available from germany, france, italy, uk

▲Up To Search▲

Price & Availability of MC14514B

	To Download MC14514B Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .